Welcome![Sign In][Sign Up]
Location:
Search - image conversion verilog

Search list

[Other Embeded programrgb2yuv

Description: verilog编写,rtl风格,流水线设计,实现图像rgb格式到yuv格式的转换。-Verilog prepared, rtl style, pipeline design, realize image rgb to yuv format format conversion.
Platform: | Size: 1024 | Author: 苗苗 | Hits:

[Special Effectsyuv2rgb

Description:
Platform: | Size: 1024 | Author: scounix | Hits:

[Special EffectsRGB2YCbCr

Description: JPEG标准中图像彩色空间的转换,开发语言为Verilog-Standard JPEG image color space conversion, the development of language for Verilog
Platform: | Size: 2048 | Author: 卫立波 | Hits:

[VHDL-FPGA-Verilogcolor_space_converters

Description: 色彩空间转换硬件实现,用于图像处理,编码,解码部分-Color space conversion hardware for image processing, encoding, decoding part of the
Platform: | Size: 2612224 | Author: dinxj | Hits:

[VHDL-FPGA-VerilogVGA_CCD531

Description: 本文围绕一个包含Nios II软核处理器的可编程片上系统展开数码相机的样机设计。论文首先对样机所要达到的整体功能进行了规划,接下来并行开展了软硬件设计。在硬件方面,充分利用了所使用平台提供的SD卡插槽、键盘、数码管、SRAM等各种硬件资源,并用Verilog HDL硬件描述语言设计了样机系统所需要的VGA接口控制器、CMOS图像传感器接口控制器以及VGA显示存储器;在软件方面,本文基于Nios II软核处理器用C语言实现了SD卡的驱动、FAT文件系统的移植、VGA显视器的驱动以及BMP图片文件的转换与显示等功能,并能通过键盘操作和用户界面控制样机拍照和相片浏览。实验结果表明本样机系统设计正确,软硬件各模块绝大部分工作正常,为进一步研究数码相机的应用建立起了一个实用平台。-This paper focuses on a Nios II soft core processors, programmable on-chip system to launch a digital camera prototype design. Firstly, the overall function of the prototype to be achieved by planning, then in parallel hardware and software design. Take full advantage of the hardware side, using the platform provided by the SD card slot, keyboard, digital tube, SRAM and other hardware resources, and using Verilog HDL hardware description language to design a prototype system VGA interface controller, CMOS image sensors interface controller and the VGA display memory the software side, based on the Nios II soft core processor implemented in C, the SD card driver, and the transplantation of the FAT file system, the VGA display driver, and BMP image file conversion and display function, and through the keyboard and user interface control prototype photographs and photo browsing. The experimental results show that this prototype system is designed properly, most of the hardware and softwa
Platform: | Size: 15078400 | Author: | Hits:

[VHDL-FPGA-VerilogRGB2YCbCr

Description: 图像转换的verilog代码(RGB图像转换为YUV图像)-The image conversion Verilog code (RGB image is converted to YUV image)
Platform: | Size: 1024 | Author: 麦涛涛 | Hits:

[Special Effectscpld_camera300

Description: 用verilog语言开发的OV2640图像转换代码,使得能与SSD显示器兼容。-With verilog language development OV2640 image conversion code, makes it possible to monitor compatible with the SSD.
Platform: | Size: 1024 | Author: kehaiying | Hits:

[Special EffectsYCbCr-to-RGB[Verilog]

Description: 这是基于FPGA平台的图像颜色色彩空间转换YCbCr to RGB 采用的Verilog语言 -This is image color space conversion YCbCr color based on FPGA platform to RGB use Verilog language.
Platform: | Size: 139264 | Author: 大海 | Hits:

[VHDL-FPGA-Verilogtnn7_code_201212141110

Description: 人脸检测与跟踪是一个重要而活跃的研究领域,它在视频监控、生物特征识别、视频编码等领域有着广泛的应用前景。该项目的目标是在FPGA板上实现实时系统来检测和跟踪人脸。人脸检测算法包括肤色分割和图像滤波。通过计算被检测区域的质心来确定人脸的位置。该算法的软件版本独立实现,并在matlab的静止图像上进行测试。虽然从MATLAB到Verilog的转换没有预期的那样顺利,实验结果证明了实时系统的准确性和有效性,甚至在不同的光线、面部姿态和肤色的条件下也是如此。所有硬件实现的计算都是以最小的计算量实时完成的,因此适合于功率受限的应用。(Face detection and tracking is an important and active research field, and it has a wide range of applications in video surveillance, biometrics, video coding and other fields. The goal of the project is to implement real-time systems on the FPGA board to detect and track faces. Face detection algorithms include skin segmentation and image filtering. The location of the human face is determined by calculating the centroid of the detected region. The software version of the algorithm is implemented independently and tested on MATLAB still images. Although the conversion from MATLAB to Verilog is not as smooth as expected, the experimental results demonstrate the accuracy and effectiveness of real-time systems, even in different light, facial gestures and color conditions. All hardware implementations are performed in real-time with minimal computational complexity and are therefore suitable for power constrained applications.)
Platform: | Size: 63488 | Author: 合发 | Hits:

CodeBus www.codebus.net